

OpenCL

<abel@ispras.ru>
<steelart@ispras.ru>
<soh@ispras.ru>

OpenCL
(),

PCI-express.

C-to-Verilog.

: , OpenCL, Verilog, PCI-express.

1.

(, ()).

OpenCL.
PCI-Express , OpenCL

OpenCL 2
- 3
OpenCL- , 4
OpenCL,
5

2. **OpenCL** -

2.1. **OpenCL**

OpenCL [1,2]

) -

OpenCL (kernel). -

OpenCL

OpenCL-

OpenCL-

. OpenCL

OpenCL

2.2.

()

(FPGA).

Virtex-6 (Xilinx) [[3]].
~6000

~60000 , : 4
6
(look-up table, LUT),
64- ;
(Block RAM, 36 Kb, 720); DSP-
(, , ,
).

(hard macro) [6].

(Verilog VHDL);

LUT,

LUT-

3.


OpenCL

()
PCI-express
1).

Linux);

DMA-

PCI-express.



. 1.

- (OpenCL) [4] (C-to-Verilog) [5] / OpenCL- ; (VHDL/Verilog) OpenCL- clSetKernelArg.

4.

OpenCL

OpenCL

- clGetDeviceIDs - (OpenCL) ; /sys/bus/pci/drivers. ; () ; clGetDeviceIDs. ; clCreateCommandQueue - ; clCreateBuffer - ; clEnqueueWriteBuffer/clEnqueueReadBuffer - ; clEnqueueNDRangeKernel - ; clSetKernelArg.


```

clGetDeviceIDs(0, CL_DEVICE_TYPE_FPGA, 1, &dev,
&num_of_devs);
cl_command_queue queue = clCreateCommandQueue(context,
dev, 0, &error);
cl_mem buff_a = clCreateBuffer(context,
CL_MEM_READ_WRITE, sizeof (A), NULL, &error);
cl_mem buff_b = clCreateBuffer(context,
CL_MEM_READ_WRITE, sizeof (B), NULL, &error);
cl_mem buff_c = clCreateBuffer(context,
CL_MEM_READ_WRITE, sizeof (C), NULL, &error);
clEnqueueWriteBuffer(queue, buff_a, CL_TRUE, 0, sizeof
(A), A, 0, NULL, &event_a);
clEnqueueWriteBuffer(queue, buff_b, CL_TRUE, 0, sizeof
(B), B, 0, NULL, &event_b);
cl_program program = clCreateProgramWithBinary(context,
1, &dev, &binary_size, &binary, &binary_status, &error);
cl_kernel kernel = clCreateKernel(program, "mmm",
&error);
clSetKernelArg(kernel, 0, sizeof (buff_a), &buff_a);
clSetKernelArg(kernel, 1, sizeof (buff_b), &buff_b);
clSetKernelArg(kernel, 2, sizeof (buff_c), &buff_c);
clSetKernelArg(kernel, 3, sizeof (m_size), &m_size);
clWaitForEvents(1, &event_a);
clWaitForEvents(1, &event_b);
clEnqueueNDRangeKernel(queue, kernel, 1, NULL, &size,
NULL, 0, NULL, &main_event);
clWaitForEvents(1, &main_event);
clEnqueueReadBuffer (queue, buff_c, CL_FALSE, 0, sizeof
(C), C, 0, NULL, &main_event);
clWaitForEvents(1, &main_event);
clReleaseMemObject(buff_a);
clReleaseMemObject(buff_b);
clReleaseMemObject(buff_c);
clReleaseKernel(kernel);
clReleaseProgram(program);
clReleaseCommandQueue(queue);
clReleaseContext(context);

```

. 3. *OpenCL*

(-)

(clGetDeviceIDs).

OpenCL-
clCreateProgramWithBinary
OpenCL-

clWaitForEvents

5.

OpenCL.

PCI-express-

OpenCL

PCI-express.

Linux

Optimizations in Dynamic Binary Translation

Andrey Belevantsev <abel@ispras.ru> ISP RAS, Moscow, Russia
Alexey Merkulov <steelart@ispras.ru> ISP RAS, Moscow, Russia
Vladimir Platonov <soh@ispras.ru> ISP RAS, Moscow, Russia

- [1]. Khronos OpenCL Working Group. The OpenCL 1.1 Specification, September 2010. <http://www.khronos.org/registry/cl/specs/opencvl-1.1.pdf>
- [2]. NVIDIA OpenCL JumpStart Guide, April 2009. http://developer.download.nvidia.com/OpenCL/NVIDIA_OpenCL_JumpStart_Guide.pdf
- [3]. Xilinx Virtex-6 Family Overview. Version 2.3, March 2011. http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf
- [4]. OpenCL-2.1, 2011.
- [5]. Nadav Rotem and Yosi Ben Asher. C to Verilog. Automating circuit design. <http://c-to-verilog.com/>.
- [6]. C. Lavin, M. Padilla, S. Ghosh, B. Nelson, B. Hutchings, and M. Wirthlin. Using Hard Macros to Reduce FPGA Compilation Time. International Conference on Field Programmable Logic and Applications, IEEE, 2010, pp. 438–44.

Abstract. We suggest using OpenCL standard for programming FPGA devices that are used as accelerators in a heterogeneous system. We describe the implementation of a subset of OpenCL that is required for organizing data exchange and task management for FPGAs given that CPU and FPGA are connected via PCI-express bus. Basically, the first part of the required functions is the simple device manipulation and FPGA program loading; the latter requires flashing the FPGA via the JTAG interface. The second part is the memory buffer transfer to and from the FPGA. Its implementation in the runtime library is straightforward given that the FPGA supports PCI-express exchanges; the main load falls onto the FPGA driver and the FPGA system-level firmware organizing these exchanges. The final part is the FPGA task management that is achieved via the simple task scheduler implemented within the FPGA driver. The code running on FPGA can be created with a hardware description language or generated automatically using one of the known translators, e.g. C-to-Verilog, but it should adhere to the ABI described by the FPGA driver and firmware implementations.

Keywords: FPGA, OpenCL, Verilog, PCI-express.

References

- [1]. Khronos OpenCL Working Group. The OpenCL 1.1 Specification, September 2010. <http://www.khronos.org/registry/cl/specs/opencvl-1.1.pdf>
- [2]. NVIDIA OpenCL JumpStart Guide, April 2009. http://developer.download.nvidia.com/OpenCL/NVIDIA_OpenCL_JumpStart_Guide.pdf
- [3]. Xilinx Virtex-6 Family Overview. Version 2.3, March 2011. http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf
- [4]. A. Belevantsev, A. Kravets, A. Monakov. Автоматическая генерация OpenCL-кода из гнезд циклов с помощью полиэдральной модели. [Automatically generating OpenCL code from loop nests via a polyhedral model] Trudy ISP RAS N [The Proceedings of ISP RAS], volume 21, p. 5-22, 2011. (In Russian)
- [5]. Nadav Rotem and Yosi Ben Asher. C to Verilog. Automating circuit design. <http://c-to-verilog.com/>.
- [6]. C. Lavin, M. Padilla, S. Ghosh, B. Nelson, B. Hutchings, and M. Wirthlin. Using Hard Macros to Reduce FPGA Compilation Time. International Conference on Field Programmable Logic and Applications, IEEE, 2010, pp. 438–44.